No description
  • SystemVerilog 94.7%
  • Verilog 5.3%
Find a file
2026-03-30 20:12:19 +01:00
nc_ahb5.sv alu instructions working 2026-03-24 16:27:12 +00:00
nc_ahb5_bus.sv alu instructions working 2026-03-24 16:27:12 +00:00
nc_ahb5_pipeline.sv alu instructions working 2026-03-24 16:27:12 +00:00
nc_df.sv reg 1 9 2026-03-30 15:39:59 +01:00
nc_df_to_ds.sv reg 1 10 2026-03-30 20:12:19 +01:00
nc_ds.sv reg 1 9 2026-03-30 15:39:59 +01:00
nc_ds_to_tc.sv reg 1 10 2026-03-30 20:12:19 +01:00
nc_ex.sv reg 1 10 2026-03-30 20:12:19 +01:00
nc_ex_op.sv beq, bne, blt, bltu, bge, bgeu, c.beqz, c.bnez 2026-03-30 02:09:58 +01:00
nc_ex_to_df.sv reg 1 9 2026-03-30 15:39:59 +01:00
nc_if.sv reg 1 9 2026-03-30 15:39:59 +01:00
nc_if_to_is.sv reg 1 9 2026-03-30 15:39:59 +01:00
nc_is.sv reg 1 9 2026-03-30 15:39:59 +01:00
nc_is_to_rf.sv reg 1 9 2026-03-30 15:39:59 +01:00
nc_pipeline.sv alu instructions working 2026-03-24 16:27:12 +00:00
nc_rf.sv reg 1 9 2026-03-30 15:39:59 +01:00
nc_rf_to_ex.sv reg 1 9 2026-03-30 15:39:59 +01:00
nc_riscv.sv beq, bne, blt, bltu, bge, bgeu, c.beqz, c.bnez 2026-03-30 02:09:58 +01:00
nc_tc.sv reg 1 9 2026-03-30 15:39:59 +01:00
nc_tc_to_wb.sv reg 1 10 2026-03-30 20:12:19 +01:00
nc_wb.sv reg 1 9 2026-03-30 15:39:59 +01:00
nc_wb_to_rf.sv reg 1 10 2026-03-30 20:12:19 +01:00
nightcore.sv reg 1 10 2026-03-30 20:12:19 +01:00
rvfi_bus_observer_ahb5.v alu instructions working 2026-03-24 16:27:12 +00:00
rvfi_ports.sv alu instructions working 2026-03-24 16:27:12 +00:00